Enhancement-mode transistors with increased threshold voltage

Abstract

A field effect transistor that has a source, a drain, a gate, a semiconductor region, and a dielectric region. The dielectric region is located between the semiconductor region and the gate. Negatively charged ions are located within the dielectric layer underneath the gate.

Yuhao Zhang

Professor of Department of Electrical and Electronic Engineering